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Designing low power, low noise, wide tuning range and small size circuit in 
one single chip is very challenging. This paper describes alow power, wide 
tuning range three-stage current-controlled ring oscillator (CCO) which has 
been designedon 0.18µm CMOS technology. The CCO circuit has tuning 
range from 251 MHz to 5.5 GHz or it has tuning width 183%. Using 1.8V 
supply voltage, the CCO circuit consumes current from144 µA to 9.76mA. 
Phase noise is -104 dBc /Hz at 5.5 GHz and 4Mhz offset frequency.  FoM is 
-154.4 dBc /Hz which is the best among published counterpart papers. The 
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Oscillator is a crucial component in phase-locked loop (PLL) and phase locked loop is one of the 
key elements in many communication devices and circuits. According on its controlling input, oscillator can 
be classified into two groups, voltage-controlled oscillator (VCO) and current-controlled oscillator (CCO) as 
shown in Fig. 1(a) and 1(b).Among the oscillator types, LC oscillator is widely used because it has better 
phase noise. However, LC oscillators have narrow tuning range and need large die area. Ring oscillatorsin 
the other hand provide wide tuning range, relatively constant voltage swing and low voltage operation [1], [2], 
[7]. These oscillators also require less die area compared with LC counterpart and can be built in any 
standard CMOS processes.  
Various topologies of ring oscillator circuits have been reported in the literatures. Among them, 
three-stage ring oscillator topology has been reported successfully in [8], [11] and [12]. This success makes 
three-stage topology very attractive. 
This paper presents the analysis and design of 5.5 GHz controlled oscillator in which its frequency 
varies linearly with its load current source or it can be written as a current controlled oscillator (CCO). 
Circuit architecture is described in Section II along with a simplified analysis for its frequency of oscillation. 
Section III presents oscillator design and post layout simulation results. Finally, Section IV concludes the 
paper. 
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 1.A block diagram of a VCO (a) and CCO (b). 
 
proposed three-stage ring oscillator with current load







A 5.9 GHz Low Power and Wide Tuning Range CMOS Current
2. CIRCUIT ARCHITECTURE
Fig. 2 shows general topology of the 
three-stage inverting ring oscillator
Current source can be implemented by using 
A simplified analysis of this circuit by u
NMOS assumed becomes short circuit when its gate
By this assumption,only one NMOS can 
identical or in other word they have same V
of each transistor as shown in Fig. 
It can be seen from the picture that
2T/3when the charging process in the capacitor
threshold voltage (VTH) and OFF when its gate voltage rea
period. Thus NMOS is ON in T/3 period. 
rises from zero to some point before V
V1 reach some point above VTH
output (V2) goes to ground. Thus, b
turning off which then the charging process of C2 is taking place. 
output is zero and it is turned off
rises from zero at a slope of I/C and 











It shows that frequency varies linearly with 
applications. The minimum supply voltage can be calculated by looking at the maximum output voltage 2V
added by the minimum operating voltage of the current source as below
( ) ITHDD V+= 2VminV  
whereVIis the minimum operating voltage of the current source
device as current source. It can be
In practice, steady state oscillating waveform cannot behave as ideal as sh
circuit needs a small duration (δ
resistance when turn on. Fig.4 illustrate






 [2]. Inverting stage consist of NMOS inverters driving a current source.
resistive load circuit. 
sing a switch model of NMOSis 
-source voltage VGS exceeds its threshold volta
turn on at any given time. Assumed the three NMOS devices are 
TH, the total period T can be divided equally by the ON duration 
3. 
one NMOS can turnon for T/3period and 
 is taking place. An NMOS is ON when its gate voltage reach 
ch 2VTH. Voltage rises from V
For example, in the first T/3 periode when the output of M1 (V1) 
TH, the next transistor (M2) is still turned off. M2 is
.M2 is turned onuntilV1 reach 2VTHin T/3 period. When M2 
ecause V2 supply the gate of M3, M3 change its state from 
Each transistor is turned on
 for another T/3 during charging time of output capacitor by
then turn on the next transistor in the ring. Therefore
to obtain the period of the oscillation as follows 
      
      
current which is a desirable property for phase
 
      
 that can be minimized by the use of PMOS 
 as low as PMOS overdrive voltage. 
own in Fig. 
) for discharging each output capacitor since an NMOS cannot have ze





. It is based on a 
 
provided by [5]. The 
ge VTH. 
turn off for another 
THto 2VTHin T/3 
 turned on when 
turn on, its 
turning on to 
 for T/3when its 
I.Thus,the output 
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where VL≈ 0 is the minimum drain voltage of an NMOS to carry current. The dynamic equation during this 










where voltage at t = 0 to δ is VH 
By doing some integration and algebraic 













3. CIRCUITS DESIGN AND 
Fig.5 shows the core circuit 
the main inverting stage, while M4, M5, M6 
that commonly formed using NMOS static inverters are now replaced
consumption depends directly on the current. Hence, spike 
found in a static inverter has been
overdrive voltage that increases
connecting the gate to ground to obtain maximum current load. There is no capacitance used in order to get 
high frequency output, but there are parasitic capacitances at the output nodes that cannot be elim
which can reduce frequency output.
The chip is implemented in 0.18
The size of the core oscillator and digital control circuits include bonding pads is 0.09 mm
without bonding pads). This is noted as the smallest chip area compared
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and VTH, while 
L
WCµ= oxnβ  



















POST LAYOUT SIMULATION RESULTS 
of the proposed current-controlled oscillator circuit. M1, M2, M3 are 
are the resistive load circuits. However, resistive load devices 
 by PMOS resistive load so that
that is caused by voltage supply 
 removed. Using PMOS as current source made
 output voltage swing. PMOS load gate is operated in saturation region by 
 
µm CMOS technology. Picture of the chip layout is shown in Fig. 
 to the published papers






, we can come up with 
 (7) 
 power 
which is typically 
















Figure 6. Chip layout of the proposed CCO 
 
7. Tuning curve of the proposed CCO. 





 IJECE  Vol. 2, No. 3,  June 2012
298
Figure 9. Phase noise
Fig. 7 shows the measured CCO tuning range. It shows a linear tuning curve. Tuning range is 
obtained by varying its voltage supply from 0.
GHz or about 183% wide.Output waveform in 5.5 GHz is shown in Fi
than 1.5 Volt. Phase noise -104 dBc/Hz at 4 MHz offset frequency from 5.5 GHz carrier frequency
in simulation result in Fig. 9.  Current consumption noted as low as 9.76 mA at 1.8V supply voltage. At 251 
MHz, phase noise and power consumption is 
Table I summarize and 
(CCO) to the recently published papers 
the best FoM performance. It has also wider tuning range
high frequency output with adequate phase noise. Figure of merit (FoM) of the proposed CCO is 




Ref. Freq. (GHz) Technology
[8] 2 BiCMOS 0.6 µm 
[9] 2.2 BiCMOS 0.5 µm 
[3] 3.6 CMOS 0.18 µm 
[10] 2.2 BiCMOS 0.6 µm 
[4] 11.5 BiCMOS 0.5 µm 
[12] 3.5 CMOS 0.18 µm 
[11] 10 inP HBT 
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ofthe proposed current-controlled oscillator at 
8V to 1.8V resulting output frequencies from 251 MHz to 5.5 
g. 8 which shows voltage swing more 
-79 dBc/Hz and 68.4 mW respectively. 
compare the performance of the proposed current
on the same technology. It can be seen that the 
. The proposed CCO also exhibits a low power for 
 as 
 





17 0.023 19% -75 
100 0.5 84% -106 
17 0.24 70% -90.1 
11.8 - - -94 
75 0.13 16% -94.3 
16.2 - 189% -106 
250 0.85 - -97 
22.5 - 32% -82 
17.5 0.0003 183% -104 
ISSN:2088-8708 
5.5 GHz 
 is shown 
-controlled oscillator 
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   (9) 
withfosc, 1/f, L (1/f ), and Pdissp(mW) denoting oscillation frequency, offset frequency, phase noise in dBc/Hz 




In conclusion, a CMOS three-stage current controlled ring oscillator based on an inverting NMOS 
with current load is analyzed and designed. The post layout simulation shows that the proposedcurrent-
controlled oscillator (CCO)circuit consumes small current to produce high frequency output. The proposed 
CCO has better performance compared to the published referred papers. FoM comparison result shows 
proposed CCO to be the best among published results. It has linear and wide tuning range and has very small 
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